Implementation of an hypothetical 16-bit processor using RISC Architecture with C++
***
Under construction
